参考文献
[1] T.Ghani, et al.Scaling Challenges and Device Design Requirements for High Performance Sub-50nm Gate Length Planar CMOS Transistors.Symposium on VLSI Technology Digest of Technical Papers, 2000:174-175.
[2] T.M.Pan, et al.Comparison of Electrical and Reliability Characteristics of Different 14Å Oxynitride Gate Dielectrics.IEEE Electron Device Letters,2002:416-418.
[3] H.H.Tseng, et al.Ultra-Thin Decoupled Plasma Nitridation(DPN)Oxynitride Gate Dielectric for 80-nm Advanced Technology.IEEE Electron Device Letters,2002:704-706.
[4] K.Saki, et al.Influence of the Atmosphere on Ultra-Thin Oxynitride Films by Plasma Nitride Process.14th IEEE International Conference on Advanced Thermal Processing of Semiconductors, 2006:15-19.
[5] S.J.Chang, et al.An Integrated Gate Stack Process for Sub-90nm CMOS Technology.Extended Abstracts of the 2003 International Conference on Solid State Devices and Materials,2003:460-461.
[6] 应用材料公司网站:www.appliedmaterials.com/products.
[7] Z.H.Lu, et al.Appl.Phys.Lett.71,1997:2764.
[8] M.L.Green, et al.Ultrathin(< 4nm)SiO2and Si-O-N gate dielectric layers for silicon microelectronics:Understanding the processing, structure, and physical and electrical limits.Journal of Applied Physics,2001,90:2057-2121.
[9] Y.Tamura, et al.Impact of Nitrogen Profile in Gate Oxynitride on Complementary Metal Oxide Semiconductor Characteristics.Jpn.J.Appl.Phys.,2000:2158-2161.
[10] Y.Jin, et al.Direct Measurement of Gate Oxide Damage from Plasma Nitridation Process.8th International Symposium on Plasma-and Process-Induced Damage,2003:126-129.
[11] C.C.chen, et al.characterization of Plasma damage in Plasma Nitride Gate Dielectrics for Advanced CMOS Dual Gate Oxide Process.Symp on Plasma and process-induced Damage,2002:41-44.
[12] C.H.Choi, et al.C-V and gate tunneling current characterization of ultra-thin gate oxide MOS(tox=1.3-1.8nm).Symp.VLSI Tech.Dig.,1999:63-64.
[13] Y., Shi, et al.Electrical Properties of High-Quality Ultrathin Nitride/Oxide Stack Dielectrics.IEEE Transactions on Electron Devices.,1999:362-368.
[14] T.M.Pan.Electrical and Reliability Characteristics of 12Å Oxynitride Gate Dielectrics by Different Processing Treatments.IEEE Transactions on Semiconductor manufacturing,2007:476-481.
[15] Y.G.He, et al.Anomalous Off-leakage Currents in CMOS Devices and Its Countermeasures. CSTIC 2010.
[16] S.Y.Wu et al.A Highly Manufacturable 28nm CMOS Low Power Platform Technology with Fully Functional 64Mb SRAM Using Dual/Tripe Gate Oxide Process.Symp.VLSI Tech.Dig.,2009:210-211.
[17] C.C.Chen, et al.Extended Scaling of Ultrathin Gate Oxynitride toward Sub-65nm CMOS by Optimization of UV Photo-Oxidation, Soft Plasma/Thermal Nitridaiton & Stress Enhancement. Symp.VLSI Tech.Dig.,2004:176-177.